

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	ATTORNEY DOCKET NO. CONFIRMATION NO.	
10/077,759	02/20/2002	Masaya Otokawa	Q68514 3463		
7590 01/10/2006 SUGHRUE MION, PLLC 2100 Pennsylvania Avenue, NW Washington, DC 20037-3213			EXAMINER		
			HALIYUR, VENKATESH N		
			ART UNIT	PAPER NUMBER	
			2664		
			DATE MAILED: 01/10/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Anti-us Comments	10/077,759	OTOKAWA, MASAYA				
Office Action Summary	Examiner	Art Unit				
	Venkatesh Haliyur	2664				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 02/20	/2002.					
,	action is non-final.					
,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-4</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-4</u> is/are rejected.						
· — · · · — ·						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>20 February 2002</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ⊠ All b) □ Some * c) □ None of:						
1.⊠ Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
dee the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date						
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) Notice of Informal P	atent Application (PTO-152)				
Paper No(s)/Mail Date two. 6) Other:						

Application/Control Number: 10/077,759 Page 2

Art Unit: 2664

DETAILED ACTION

1. Claims 1-4 have been examined.

Priority

2. Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d). The certified copy has been filed in parent Application No. JAPAN 2001-044887 filed on 02/21/2001.

Claim Rejections - 35 USC § 102

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-4 are rejected under 35 U.S.C. 102(b) as being anticipated by Kishigami et al. [US Pat: 5,787,132].

Regarding claim 1, Kishigami et al. disclosed "Data Communication System Having Improved Synchronization Capability" in which a serial communication device [Fig 1] synchronizing with a synchronizing serial communication clock signal from an exterior device [item 28 of Fig 1] and communicating a communication data including a predetermined frames consisting of predetermined bits with a parity bit [Fig 3, column 16, lines 18-67,column 17,lines 1-15,column 18,lines 60-67] with an electronic circuit with respect to each bit comprising, a monitor circuit synchronizing with the synchronizing serial communication clock signal and outputting a communication completion condition signal at a timing counted by the predetermined bit for the communication data [item 40 of Fig 1], and a check circuit [item 36 of Fig 1] for checking communication contents by the parity bit at a time synchronized with an output of the

Application/Control Number: 10/077,759

Art Unit: 2664

communication completion condition signal [Figs 1-36A, column 2, lines 43-67, columns 3-13, column 14, lines 1-43, column 16, lines 18-67, columns 17-21, column 22, lines 1-38].

Regarding claim 2, Kishigami et al. disclosed a serial communication device synchronizing with a synchronizing serial communication clock signal from an exterior device and communicating a communication data including predetermined frames consisting of a predetermined bits and a parity bit with an electronic circuit with respect to each bit comprising, a monitor circuit synchronizing with the synchronizing serial communication clock signal and outputting a communication completion condition signal at a timing counted by a predetermined bit for the communication data, and a check circuit for checking a communication contents by the parity bit at a timing synchronized the communication completion condition signal with the synchronized serial communication clock signal (SCK in Fig 1) [Figs 1-36A, column 2, lines 43-67, columns 3-13, column 14, lines 1-43, column 16, lines 18-67,columns 17-21, column 22, lines 1-38].

Regarding claims 3,4, Kishigami et al. disclosed a serial communication device inputted an active signal and a synchronizing serial communication clock signal from an exterior device, and at a timing synchronized with the synchronizing serial communication clock signal under an active condition of the active signal and communicating a communication data including predetermined frames consisting of predetermined bits and a parity bit with an electronic circuit with respect to each bit comprising, judging means for judging a switching condition of the active signal, and

Application/Control Number: 10/077,759 Page 4

Art Unit: 2664

checking means for checking a communication contents by the parity bit at a timing switching between the positive condition to the negative condition and checking means checks the communication contents when the active signal changes from the active condition to the negative condition[Figs 1-36A, column 3, lines 37-57, columns 2-13, column 14, lines 1-43, column 16, lines 18-67, columns 17-21, column 22, lines 1-38].

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The prior art in reference here is Kishigami et al.

- 4. Any inquiry concerning this communication or earlier communications should be directed to the attention to Venkatesh Haliyur whose phone number is 571-272-8616. The examiner can normally be reached on Monday-Friday from 9:00AM to 5:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wellington Chin can be reached @ (571)-272-3134. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the group receptionist whose telephone number is (571)-272-2600 or fax to 571-273-8300.
- 5. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status

Application/Control Number: 10/077,759 Page 5

Art Unit: 2664

information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197(toll-free).

Ajit Patel
Primary Examiner